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ABSTRACT Self-Heating Effects (SHE) is known as one of the key reliability challenges in FinFET
and beyond. Large timing guard bands are necessary, which we try to reduce. In this work, we propose
operating (biasing) processors at Zero-Temperature Coefficient (ZTC) to contain (mitigate) SHE-induced
delay. Operating at ZTC allows near-zero timing guard band to protect circuits against SHE. However,
a trade-off is found between thermal timing guard band and performance loss from lowering the voltage.
INDEX TERMS Inverse-temperature dependence, positive-temperature dependence, self-heating effects,
zero-temperature coefficient, reliability, guard band, timing.
I. INTRODUCTION
Fin Field-Effect Transistor (FinFET) devices are widely used,
due to their reduced leakage and excellent subthreshold slope
compared to planar MOSFET. FinFET advantages resulted
from the new 3D structure of transistors with a vertical junc-
tion. The introduction of the FinFET 3D structure and due to
the low thermal conductivity of the gate dielectric, the heat
dissipation from a FinFET channel is limited overtime com-
pared to planar MOSFETs as shown in Fig. 1. Moreover,
since the thermal resistance (Rth) of the gate is high, the heat
transport towards the body is limited. Hence,most of the heat
generated within the FinFET transistor’s channel remains
within its channel as it slowly escapes to the body.
Self Heating Effect (SHE) refers to elevated channel tem-
peratures (TC ) and their impact on the performance of the
transistor. The channel temperature is elevated due to Joule
heating by the current flow through the channel.
When SHE-induced TC of the transistors in the circuit
raises, ID in the ON-state drops and hence increases delay
of the transistor at nominal voltage, reducing the maximum
clock frequency and thus circuit performance. At the same
time, the leakage current (ID in OFF-state) Ioff increases
The associate editor coordinating the review of this manuscript and
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FIGURE 1. (a) Planar MOSFET transistor: Heat dissipation from the
channel is convenient due to conduction towards the substrate. This
allows MOSFET to dissipate most of the generated heat within its
channel. (b) 3D FinFET (side view of the channel directly after drain to
show the hotspot within channel): Exhibits limited heat dissipation from
its channel to the body.
(due to strong impact of lower Vth due to temperature), thus
increasing leakage power of the circuit [1].
Following the dependence between the operating voltage
and temperature, three key regions exist: Positive-Temperature
Dependence (PTD) (i.e., increasing TC reduces ID),
Zero-Temperature Coefficient (ZTC) (i.e., increasing TC
does not change ID) and Inverse-Temperature Dependence
(ITD) (i.e., increasing TC increases ID) [2], [3] (more details
Appendix A-C).
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FIGURE 2. Schematic diagram of a SHE model represented by a low-pass
filter in an equivalent RC-thermal model.
SHE is a fundamental result of the new transistor design
(i.e., 3D structure) and we can only try to reduce its impacts
to recover the lost performance. Therefore, we must reduce
impact of the high SHE-induced TC on the circuit. The
ZTC operating point is well-suited to minimize SHE impacts
on the circuit’s delay. By definition it is a point (or region)
where the temperature has little impact on the circuit’s delay.
Consequently, we propose to minimize the impact of SHE
by operating at or near ZTC at the cost of operating at a
lower Vdd . We shift Vdd to a voltage lower than nominal,
which comes with its own performance loss.
Our novel contributions within this paper are:
(1) We are the first to analyze the impacts of SHE on both
the timing and power of large digital circuits i.e., including a
full microprocessor. For this purpose, we extend the existing
Multi-Corner Multi-Mode (MCMM) approach used in EDA
tool flow with SHE-aware cell libraries to enable SHE mod-
eling for the entire chip.
(2) We show that the ZTC point depends on the topology
of the circuit and thus differs for each circuit.
(3) For the first time, we operate circuits at near
zero-temperature coefficient (N-ZTC). N-ZTC models the
total temperature dependence of the circuit, consisting of
more than just the average of the distinct ZTCs of the sub-
circuits within the circuit. Operating at N-ZTC minimizes
SHE-induced variance in performance and power.
(4) We qualitatively and quantitatively compare traditional
timing guard banding with N-ZTC in terms of performance
and energy of multi-core systems.
II. RELATED WORK
A large body of works studied simple circuits to charac-
terize ITD, from single transistors to small circuits. The
work in [4] studies the operation of transistors in different
thermal regions. The work in [5] presents an analysis of
ZTC of a 32-bit CMOS adder based on SPICE simulations
at 65nm.
Reference [6] shows ITD impact on performance in a
65nm CMOS ring oscillator simulations using SPICE in
the sub-threshold regime. This quantitative study shows that
ZTC occurs at VZTC = 0.9V. However, studying ITD
FIGURE 3. Temperature increase within the transistor’s channel (1TC )
due to SHE over supply voltages Vdd . The results are generated by
employing the SHE model in Fig. 2 for 1,3 and 7-Fins transistors at typical
operating temperature (i.e., at room temperature of 25◦C).
and ZTC in a single transistor or simple circuits is insuf-
ficient, because their ZTC is different and thus a single
RO is not representative for a chip. For circuits, Intel pre-
sented in [7], a 130nm test chip containing different types
of ring oscillators and found distinct VZTC in the range
between 0.783-0.866V.
SHE is well studied at the transistor level since it is well
known for Silicon-On-Insulator (SOI) devices [8] and power
MOSFETs [9]. Recently, transistor-level studies in FinFETs
provide a good understanding of SHE in transistors [10], [11]
[12]. However, these studies are limited to simple circuits
and the impact of SHE beyond ring oscillators and SRAM
cells is not yet studied. Importantly, SHE can aggravate more
reliability issues [13].
III. SELF HEATING MODELING
To study the impact of SHE on large circuits, we enhance
and employ the standard EDA tools. Since SHE originally is
analyzed at the transistor level, we start our analysis there.
We perform single transistor SPICE simulations to determine
1TC (SHE) under different conditions (e.g., different Vdd ,
switching frequencies, number of fins, etc.).
Modeling Self-Heating Effects: In this work, we employ
the model typically used in SPICE circuit simulations.
It relies on a RC-thermal network to model SHE. The
industry-standard FinFET compact model BSIM-CMG [14]
uses this model to model SHE. With this model, 1TC (SHE)
can be estimated by solving for the voltage at node T (TC ).
Please note, BSIM-CMG model does not precisely capture
all SHE impacts, which might slightly alter the delay results.
The temporal behavior of SHE is given by the time constant
τth = Cth·Rth. A large time constant (e.g., τth = 100ns)
result in slow heating/cooling of the channel, while fast time
constants (e.g., τth = 0.5ns) result in rapid temperature
changes. Currently, typical time constants are approximately
1ns [15].
Transistor SHE Simulations: To model the electri-
cal characteristics of pFinFET and nFinFET transistors,
we employ the modelcard from the ASAP7 PDK [16]. The
employed transistor model is BSIM-CMGv110 [14]. We per-
form simulations for pFinFET and nFinFET under a range
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of voltages and for different numbers of fins. We calibrated
BSIM-CMG with 7nm FinFET SHE parameters from [11].
This could result in SHE underestimation due to lower Id in
ASAP7 [16] compared to [11] which we used to calibrate
Rth and Cth. However, as the resulted 1TC is already high,
we did not configure the transistor to have the same Id as in
[11] to stay optimistic. The simulation of a single transistor
using typical operation conditions (i.e., 25◦C Vdd = 0.7V)
and 3 fins shows 1TC (SHE)≈150◦C. However, 1TC (SHE)
significantly increased when we change number of fins to 7.
Multiple fins heat the substrate and thus each other. Conse-
quently, increasing the number of fins results in high temper-
atures (350◦C shown in Fig. 3). Such a high TC occurs under
worst-case corner (continuous heating due to DC currents,
high fin counts, high voltage). Note that worst case means the
slowest delay always. Fig. 3 shows that1TC (SHE) decreases
with Vdd decreases and reaches≈50◦C at 0.5V for 3 fins and
≈120◦C for 7 fins.
IV. MINIMIZING THERMAL DEPENDENCE VIA ZTC
OPERATION IN LARGE CIRCUITS
We show here the key challenge behind finding single
ZTC for large circuits, exceeding 100K transistors. Then we
illustrate our approach in finding the point near ZTC with
minuscule temperature-induced variance.
A. FINDING THE ZTC OF STANDARD CELLS
The VZTC is the supply voltage (Vdd ) where ZTC is observed.
Obtaining ZTC voltages for large circuits, such as a processor,
while considering SHE is challenging. A microprocessor fea-
tures thousands of subcircuits. Each contains many connected
standard cells with a unique VZTC per cell type [7]. This is
due to the different transistor types (e.g., more pFinFET than
nFinFET in a particular cell) where each transistor type has
a unique VZTC [4], different topology (transistors in series,
transistors in parallel, etc.), and ultimately different transistor
configurations (number of fins) per cell. Moreover, consider-
ing the different operating conditions of each cell creates a
non-negligible variance in VZTC . To take the impact of the
operating conditions into account, we consider 7 input signal
slews (tslew) along with 7 output load capacitances (Cload ).
These are typical values for industrial and academic cell
library characterization [17]. Consequently, cell topology,
tslew and Cload result in various VZTC for different standard
cells. The 7 × 7 propagation delay matrix for each standard
cell is arranged as follow:
7× 7 =
(tslew1 ,Cload1 ) . . . (tslew1 ,Cload7 )... . . . ...
(tslew7 ,Cload1 ) . . . (tslew7 ,Cload7 )

For example, to illustrate the variations in VZTC under SHE,
the 7 × 7 of VZTC matrix of NANDx2 (nand gate) cell
experiments for the average rise delay shows various VZTC
FIGURE 4. Histogram of the results of VZTC of cells. Experiments cover all
operating conditions of all cells extracted by simulating every standard




VZTC(1,1) . . . VZTC(1,7)... . . . ...




0.53 0.53 0.52 0.52 0.51 0.50 0.49
0.53 0.53 0.53 0.52 0.51 0.50 0.49
0.53 0.53 0.53 0.53 0.51 0.51 0.50
0.54 0.54 0.53 0.53 0.53 0.51 0.50
0.54 0.54 0.54 0.53 0.53 0.53 0.53
0.54 0.54 0.54 0.54 0.53 0.53 0.53
0.55 0.54 0.54 0.54 0.54 0.54 0.53

The NANDx2 exhibits VZTC ranges between 0.55−0.49V
with a majority of ZTC at 0.53V. Still, there is a clear trend
indicating a dependency on both tslew and Cload .
To highlight the variances in all VZTC , Fig. 4 shows the
histogram of all simulation results of VZTC . Experiments
cover all operating conditions for all cells (101 standard cells
×7 tslew × 7 Cload = 4949 simulations and resulting VZTC
values). The figure shows that the highest percentage of ZTC
occurrence is at 0.54V, yet the span is still quite large from
0.49V to 0.55V. With such variance in VZTC within each cell
and across cells, it is impossible to operate every cell in the
circuit exactly at ZTC. As a result, a given circuit consists of
subcircuits with different VZTC , since each cell (subcircuit)
within has a different matrix. Therefore, finding overall VZTC
of the circuit is challenging, as it is the weighted average of
the VZTC of its subcircuits.
To distinguish VZTC from cells and chip, we refer to
VZTC (cell) and VZTC (chip) from now on. VZTC (chip) for the
entire circuit is thus the weighted superposition of millions
of VZTC (cell) from all cell instances within it. However, this
variance is minuscule, as we operate close to the ZTC for
most cells as we explained later in Section V.
Please note, due to process variations, each transistor might
have different characteristics. This results in a variation of
ZTC of transistors. Our analysis shows that the variation
of VZTC (transistor) is small, and VZTC (cell) is within the
VZTC (transistor) range (see Appendix B).
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B. ZTC FOR LARGE CIRCUITS
Finding the ZTC voltage of a large circuit is challenging due
to the different VZTC (cell). Cells within the circuit should be
examined for both delay and power under a set of conditions.
With four dimensions tslew, Cload , TC and Vdd checking all
these conditions is unfeasible due to simulation time. There-
fore, we rely on the static timing analysis tools (STA) in
order to find and then employ VZTC (chip). Consequently,
we operate with Vdd near ZTC (N-ZTC) of the individual
cells. Our algorithm examines the circuit’s delays at different
TCs for a wide range of Vdd . When circuit’s delays is identical
(or within an acceptable delay variance ε) for a range of TC ,
we found our VZTC (chip). Our full approach for employing
N-ZTC of a circuit is summarized in Algorithm 1.
First, the circuit’s layout is designed after synthesizing
the RTL of the circuit. With the layout available, signoff
tool [18] creates best and worst-case corners for every volt-
age step based on given TC (low) and TC (high) temperatures
(i.e., the highest and lowest TC ). TC follows our results in
Fig. 3, where TC = Tchip + 1TC (SHE). Note again that
the worst-case is always the highest delay, not the highest
temperature (e.g., in ITD region). The sign-off tool then
estimates the circuit’s delay tdelay at these TC . By applying
the worst-case approach and as the actual TC is within the
range of temperature, we guarantee functional operation of
the circuit, i.e. our estimated guard band is able to protect
the circuit against the temperature-induced delay shifts. The
algorithm has to traverse all voltages within a suitable range
(e.g., from VZTC (pFinFET ) to VZTC (nFinFET )) with the
smallest possible step (Vstep = α), since we can not know in
prior, where the VZTC might be. Iteratively, we reduce Vdd by
a small step α = 0.01V1. Each voltage, the analysis estimates
at both high TC (TC = Tchip + 1TC (SHE), see Fig. 3) and
low TC (without SHE, TC = Tchip).
After that, our algorithm checks if we are near ZTC
by comparing the tdelay at every Vdd for both worst and
best corners. The accepted delay variance, in our work, is
ε 6 0.01 ns (1% of our total tdelay(CP) ≈ 1 ns).
C. SHE-AWARE STANDARD CELL LIBRARIES
Multi-Corner Multi-Mode (MCMM) are multiple executions
of static timing analysis that used in the design of digi-
tal chips across all modes and corners concurrently. Avail-
able corners do not consider SHE. Hence, to analyze SHE
of a circuit, it necessitates extending the available corners
by creating SHE-aware cell libraries. In addition to higher
temperatures (TC ), these cell libraries span a wide range of
voltages to ensure ZTC is within our design space.
For this purpose, we characterize our own cell libraries by
employing the SPICE netlists of combinational and sequen-
tial cells from the 7nm ASAP7 PDK [16]. The SHE-aware
cell libraries are characterized considering the temperature
used in the propagation delay simulations to the correspond-
ing TC under SHE. We tested three fin configurations: 1, 3,
and 7 fins as shown in Fig. 3. This covers more than 90% of
1On chip voltage regulators operate in 10mV intervals, see [19], [20].
Algorithm 1 Operating Near Zero-Temperature Coefficient
(N-ZTC) Aiming Minuscule SHE-Induced Delay Variance
Require: Voltage range, Voltage step α, channel 1Tc list,




1: Set Vdd = VNominal F Start from nominal=0.7V
2: while ZTC not found do
3: for Each 1Tc in the list at Vdd (Fig. 3) do
4: TC = Tchip +1TC F TC (SHE)
5: Create Process corner at Vdd F Using Voltus
6: Set condition set Temperature = Tc
7: Parasitics extraction F Using Voltus
8: STA Chip’s delay analysis F Using Tempus
9: Report Delay tdelay(Tc) F Using Tempus
10: end for
11: 1tdelay = tdelay(Tc(high))−tdelay(Tc(low))
12: if 1tdelay≤ε then F acceptable delay variance ε
13: ZTC found is True
14: end if
15: Update Vdd = Vdd−α F update voltage
16: Update Tc at Vdd F update Tc list
17: end while
18: Report Power F Using Voltus at ZTC point for all
temperatures
all transistors in the ASAP7 PDK, with the 3 fin transistor
as the most occurring transistor in the ASAP7 cell library
(40% is 3 fin). Considering worst-case operating, the opted
to use the 7-fin SHE-induced degradation peak TC as the
temperature during characterization. This temperature is then
entered in the library characterization tool to determine, via
circuit simulations, power and delay of the standard cells
under various tslew and Cload . Delay and power of every cell
are then stored within a lookup table in the liberty format.
We characterize the cell libraries for a set of volt-
ages Vdd with the corresponding TC = Tchip+1TC (SHE)
(see Section III). To compare later on, we performed our
entire process also without SHE (TC = Tchip).
V. EVALUATION
In the following, we present our approach following
Algorithm 1. First, we describe our physical chip design of
the processor. Then, we show VZTC (cell) variance within
the chip. Afterward, we determine N-ZTC of the entire chip
(VZTC (chip)). Then, we compare our N-ZTC approach with
traditional guard band in terms of performance and power.
Lastly, we explain how multi-core systems are affected by
SHE and N-ZTC in terms of performance, power, and energy.
A. PHYSICAL CHIP DESIGN
The physical design of a chip is the layout (full place and
route) and post-synthesis optimization. Large chip designs
likely feature higher TC variance, due to more combinations
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FIGURE 5. The used cells histogram within the OpenPiton chip layout
(percentage of occurrences of each cell to the total number of cells).
of fsw (switching frequency), tslew,Cload for a wider variety of
standard cells. Therefore, we target a relatively large circuit
such as a full processor in order to maximize TC variance.
This work employs a full computing tile of the state-of-the-
art OpenPiton processor, which is an open-source processor
based on the OpenSPARC T1 core [21].
First, we synthesized the register-transfer level RTL of
the processor using the baseline cell library from ASAP7
PDK [16] (i.e., at nominal voltage 0.7V) without SHE
using a the Synopsys DC compiler [22]. Then, the design
passed through place and route, including Power Delivery
Network (PDN) design and optimization, using Cadence
Innovus 7.1 [23]. Then, N-ZTC is determined based on
post-layout simulations considering RC-parasitics and inter-
connects of the OpenPiton chip using the on-chip varia-
tion feature to consider their impacts on delay and power.
Using the chip’s layout within EDA tools, not solely
the synthesized netlist (misses important information like
RC-parasitics), allows us to accurately perform SHE analysis
in different thermal regions. Since these tools can handle
complex designs, we can employ N-ZTC regardless of the
chip’s size.
B. ZTC VARIANCE WITHIN OUR PROCESSOR
The designed chip consists of 448,668 different cells. The
synthesis tool used 86 to build the circuit out of the available
101 standard cells in the PDK. Fig. 5 shows the histogram of
the instantiated cells within the chip.
Selecting Vdd = 0.54V, as the major occurring VZTC from
Fig. 4 would result in lots of cells operate exactly at their
VZTC (cell), some cells are in ITD and the remaining in PTD.
Therefore, when operating at VZTC (chip) it is a compromise
and the cells are distributed over all three thermal regions.
To grasp the variations in VZTC we use the standard devi-
ation σ in the used cells. We estimate σ of VZTC , defined
in Eq. (1), for every operating condition (e.g.,VZTC (1,1)) across






(VZTCi − VZTC )2 (1)
where σ is the standard deviation, N is the number of oper-
ating conditions, and VZTC is the arithmetic mean across all
VZTC under the same tslew and Cload .
σ =
σ(1,1) . . . σ(1,7)... . . . ...
σ(7,1) . . . σ(7,7)

Therefore, σ = 0 indicates that only a single VZTC = VZTC
exists across the cells, i.e. all cells have identical VZTC under
given tslew and Cload . Vice versa, σ>0 indicates different
VZTC distinct from the mean VZTC . Spanning the operating
conditions, we observe that the majority of cells operate at
VZTC of VZTC≈0.53V contrary to the most occurring voltage
of 0.54V (38%) in Fig. 4. However, 0.53V is the second-most
occurring voltage with 33% of all values in Fig. 4. This
small difference results from the selection of cells and
their surroundings stemming from the synthesis tool. Results
of σ are summarized in the following matrix:
σ =

0 0 0.007 0.018 0.021 0.027 0.033
0 0 0 0.005 0.01 0.016 0.027
0 0.04 0 0 0.06 0.013 0.025
0.18 0.15 0.1 0 0 0.007 0.013
0.21 0.17 0.13 0.09 0 0 0
0.24 0.2 0.18 0.1 0.01 0 0
0.31 0.27 0.23 0.19 0.14 0.06 0

This highlights how under the same tslew and cload , differ-
ent cells exhibit different VZTC . Therefore, it is impossible to
operate each cell exactly at its VZTC . Instead, a compromise
must be found. Instead of finding VZTC for every subcircuit
(standard cells in our case) to find VZTC (chip), we directly
estimate VZTC (chip) as discussed in Section IV-B.
C. DETERMINING ZTC OF THE OpenPiton PROCESSOR
To determine VZTC (chip), we implement Algorithm 1. For
each iteration, Vdd is reduced by the smallest possible step α
(e.g., 0.01V) and then tdelay of the chip is examined with
SHE (TC (high)) and without SHE (TC (low)) using Signoff
tools based on our SHE-aware cell libraries. The chip’s delay
results (tdelay) of low and high TC over voltage converge
towards VZTC (chip). Since our voltage range is large enough,
we must cross from ITD region to the PTD region and
thus pass ZTC. Hence, Algorithm 1 must terminate with
VZTC (chip).
Lowering the supply voltage reduces 1TC (SHE) and thus
TC (high) = Tchip+1TC (SHE). Therefore, we do not solely
gain performance due to the lower (or even zero) timing
guard band, but also lower the temperature TC . This is impor-
tant as TC stimulates other reliability phenomena like aging
effects [10], [13] and thus lowering TC lowers aging, in term
of reducing the guard band to protect against aging. Please
note, that aging-induced degradations are reducing much
faster than the resilience against aging. Hence operating
at Vztc, reduces the required aging-guard band [24], [25].
Additionally, our delay and power estimations are based on
the variable temperature with voltage changes.
Fig. 6 shows tdelay of the processor’s chip with SHE
(Tc(high)) and without SHE (Tc(low)) over a wide range
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FIGURE 6. The processor’s delay changes with TC due to SHE normalized
to the base operating condition (25◦C, 0.7V). Both delays (i.e., TC (low)
and TC (high)) are matched near Vdd≈0.53V. The delay of TC (high) is
expected to increase after dependencies changed as predicted in dashed
lines. Guard bands are always the worst-case delay, regardless if it occurs
at high or low TC . The figure shows the possible operating point cases;
Case-A: nominal without SHE, Case-B: traditional guard band, and
Case-C: N-ZTC.
of supply voltage Vdd where the thermal regions can be
clearly identified (PTD, ZTC, and ITD). The delay is
normalized to the nominal operating condition (Vdd =
0.7V , 25◦C). Guard band follows the worst-case delay as
shown in the same figure with the gray curve. Hence, tclk is
always max(tdelay(TC (low)), tdelay(TC (high))). The delay of
both curves is expected to increase after a certain point as
shown in the dashed line. This happens when TC (low) =
Tchip = TC (high) since at low voltages 1TC (SHE) tends
to zero or when the thermal dependence of the chips delay
becomes weaker than the voltage dependence. As shown,
VZTC (chip) occurs near 0.53V. This VZTC (chip) is closer to
nominal Vdd than previously reported [6], [7] due to the
smaller technology. This makes operating at ZTC more fea-
sible, as the induced performance degradation is smaller if
1V = Vnominal−VZTC is small. However, the VZTC (chip) is
intended to be a chip specific and will differ from one chip to
another.
D. TRADITIONAL GUARD BANDS FOR SHE MITIGATION
The guard band to mitigate SHE-induced delay degra-
dation in our processor is shown in grey in Fig. 6.
SHE-induced delay degradation at nominal Vdd is high where
tGB>90%·tdelay(CP) and hence the circuit operate at a much
higher delay (i.e., tclk = tdelay(CP)+tGB). The guard band
tGB reduces when Vdd reduces (starting in PTD) until it
reaches ZTC. Reducing voltage below VZTC (chip), in the ITD
region, increases the worst delay (now low instead of high TC
due ITD) again.
Operating the chip at VZTC (chip) is a compromise. The
delay of the chip is determined by the variances in the
critical timing paths. The final delays of the critical paths
experience minuscule thermally induced delay variance. Our
investigation shows a delay variance of<0.1% in critical and
near-critical timing paths. This is due to the acceptable error
ε (i.e., tolerance factor) that employed in our algorithm as
FIGURE 7. SHE-induced delay degradations of a set of paths within the
chip. (a) variances due to SHE-induced delay degradation when operating
at the nominal voltage (0.7V) without SHE. (b) variances due to
SHE-induced delay degradation employing N-ZTC (Vdd = 0.53V).
we have 10mV voltage steps and thus might miss the perfect
VZTC . With this small delay variance, the required guard
band is also small where tGB<0.02ns (i.e., near-zero guard
band). However, non-critical paths exhibit larger thermally
induced delay variance. Non-critical paths are by definition
not critical, i.e., do not determine the timing of the entire chip.
This is by design, as Algorithm 1 used timing analysis of the
entire chip to determine VZTC (chip). Our approach considers
near-critical paths becoming critical and always finds the path
with the worst delay to determine tdelay(chip). However, all
the other paths might still feature a negligible variance which
has no impact on the overall chip timing.
To illustrate the delay variances within the timing paths,
we examined a sample set (we can not show millions of
paths), that covers a wide range of tdelay from timing paths
(i.e., critical and non-critical paths) within the chip. Fig. 7a
shows SHE-induced delay variances of the chip operating
at nominal voltage (Vdd = 0.7V) where all paths are pro-
longed in their delay, as all cells operate in PTD and TC
is elevated. Comparing Fig. 7a to Fig. 7b, which shows
SHE-induced delay variances of the chip employing N-ZTC
(Vdd = VZTC (chip) = 0.53V), we can clearly see that
thermally induced delay variance in our approach is <0.1%.
This is expected and thus our approach worked fine. At the
same time, delay variances in non-critical paths are larger
(i.e., σ (tdelay)<±1%). This is not an issue, as they will never
become critical and thus cannot introduce timing violations.
Nevertheless, the designer should be aware that we only min-
imize the variance here. Still, note that original delay variance
was σ (tdelay)>90% and now became σ (tdelay)<±1%, so also
the non-critical paths received a vast improvement in terms
of delay variance.
Comparison Between Nominal Operation, Traditional tGB
and N-ZTC: We compare here the three possible operating
points: case-A: Baseline at nominal voltage without SHE
(TC (low)), case-B: Traditional guard band at nominal volt-
age with SHE ( TC (high)), and case-C: N-ZTC operation
(lower Vdd and any TC ). All cases are shown in Fig. 6.
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Case-C (N-ZTC) does not reach the performance of case-A
without any guard band. This is expected, as case-A would
immediately exhibit timing violations if the temperature
would increase above nominal temperature (e.g., room tem-
perature). Instead, a delay degradation of 25% is observed
due to the lower Vdd when moving from nominal Vdd to
VZTC (chip). However, we can observe a 65% performance
improvement due to a reduction of tGB compared to Case-B
(traditional guard band). In terms of power, N-ZTC results
in less leakage power compared to Case-B and Case-A due
to the reduced supply voltage, despite the elevated leakage
from operating at high temperatures. The results are summa-
rized in Table 1 in comparison with the theoretical baseline
case-A.
TABLE 1. Comparison between the three possible operating points:
Baseline, traditional guard band, and N-ZTC. Results are
compared to case-A.
VI. MULTI-CORE ANALYSIS
This section evaluates if employing N-ZTC is benefi-
cial to the computing system as a whole. Previously,
we directly linked delay to performance, i.e. minimizing
guard bands increases performance while reducing the volt-
age to VZTC (chip) (i.e., aiming N-ZTC) requires scaling down
the frequency and therefore reducing the performance. How-
ever, the system performance (e.g., makespan or through-
put of an application) differs from the circuit performance
(e.g., cycles per second). This section evaluates if there is
an overall gain in system performance. Next to evaluating
performance, we also evaluate the impact of N-ZTC (Vdd =
VZTC (chip)) on energy consumption (e.g., battery life). From
the previous section, it is clear that loweringVdd reduces leak-
age power. However, with execution time rising and power
dropping, energy (power delay product) might increase or
decrease. This section evaluates if operating at VZTC (chip)
saves energy, in a multi-core system.
A. EXPERIMENTAL SETUP
We simulate a multi-core with four out-of-order cores mod-
eling the Gainestown micro-architecture. Each of the cores
is associated with private L1-I and L2-D caches with 32KB
each, as well as a private 256KB L2 cache. Additionally,
the multi-core contains an 8MB shared L3 cache.
The multi-core is modeled to be implemented with
the same 7nm PDK as used for OpenPiton design
(see Section V-A). We use the Sniper [26] many-core sim-
ulator, which allows multi-threaded simulation with full
modeling of shared resource contention. McPAT [27] is
used to estimate the power and energy consumption of
the simulated multi-core. We execute applications from
the PARSEC benchmark suite [28] with simlarge inputs.
These applications cover compute-bound applications like
blackscholes as well as memory-bound applications like
canneal.
Because McPAT does not support 7nm FinFET, which is
our target technology, we scale the power values obtained
from estimations performed with 45nm using low-power
devices (smallest supported technology). In order to scale the
power from 45nm to 7nm, we implement the OpenPiton SoC
using both a 45nm Bulk CMOS [29] and 7nm conventional
FinFET [16] to obtain scaling factors for dynamic and leakage
power. These implementations follow the same approach as
described in Section V.
B. COSTS AND BENEFITS FROM N-ZTC
Cases: We explore again the previous three cases shown in
Fig. 6 and described in Table 1. Case-A is the baseline design,
i.e., SHE-unaware. No guard bands are applied, which allows
operating the multi-core at its peak frequency of 1.77GHz.
This case features SHE-induced timing violations as it
ignores the impact of SHE on the delay. While unreliable, this
case acts as a baseline to see what theoretical performance
would be achievable if SHE or thermal degradation in gen-
eral would not be an issue. Case-B applies traditional guard
bands. It accounts for delay increases due to SHE and there-
fore adds a timing guarband to its clock frequency, resulting
in a lower frequency (0.95GHz). Case-C employing N-ZTC,
which is operation at VZTC (chip) = 0.53V. Here, near-zero
timing guard bands for temperature-induced degradation
(e.g., SHE) are needed (<0.1%). Yet, Vdd is below nominal
and as such the same clock frequency cannot be maintained.
So instead of a guard band lowering the frequency, now it
is the lower supply voltage, which reduces 1.77 to 1.45GHz.
As can be noticed, this is faster than traditional guard banding
in terms of circuit performance.
Usecase: We execute four-threaded PARSEC applications
to fully utilize the studied multi-core and operate the
cores at the voltage and frequency defined by each case.
We record the benchmark execution time as a measure
for system performance and the corresponding energy
consumption.
Execution time: Fig. 8a shows the execution time for differ-
ent applications with the three cases. Results are normalized
to case-A. System performance of case-A is our theoretical
value and is much faster than the reduced frequency in case-B
and slightly faster than case-C. However, the operating fre-
quency does not represent system performance. What mat-
ters is the actual runtime of applications on our processor,
i.e. how long a given task takes. Importantly, applications
suffer unequally from reduced frequencies. While the per-
formance of compute-bound applications like blackscholes
scales almost linearly with the CPU frequency, the perfor-
mance of memory-bound applications like canneal depends
strongly on the L3 and DRAM frequency, which is unal-
tered by operating at VZTC . In summary, N-ZTC exhibits
better system performance for all applications compared to
traditional SHE guard band and is comparable in system
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FIGURE 8. Execution time and energy of the three cases. Baseline case
does not employ SHE guard bands and therefore does not allow reliable
execution.
performance to the theoretical upper bound for memory-
bound applications.
Energy: Fig. 8b presents the energy consumed for the exe-
cution of different applications. The results are normalized to
case-B, as it consumes the most energy. Case-B uses the same
voltage as case-A but at a lower frequency due to the guard
bands. This means, that it takes the longest execution time.
Yet, the important question if case-B consumes more or less
energy than case-A which could not be answered, since tim-
ing violations prevented a simulation at elevated TC in case-
A.We have to elevate TC to consider the leakage increase due
to temperature and this results in timing violations. Therefore,
case-A is unrealistic since it causes timing violations, thus we
neglect its results.
VII. CONCLUSION
SHE-induced delay degradation, traditionally, can be miti-
gated by employing a large timing guard band to guaran-
tee operation without errors. This work exploited operating
near Zero-Temperature Coefficient (N-ZTC) to minimize the
impact of SHE on the circuit’s delay and eliminate the need
for large guard bands. We presented our algorithm aiming to
accurately locate the proper voltage to operate at VZTC (chip).
Results show that near-zero guard band is still required when
operating N-ZTC. Simulations of both circuit and system
levels show a significant enhancements in term of perfor-
mance (up to 65%) and leakage power (up to 94%) when
employing N-ZTC in comparison with traditional guard band
technique. Multi-core simulations show 43% lower perfor-
mance loss and 75% lower energy on average when com-




Here, we explain some important background details.
A. FIGURATIVE IMPACT OF SHE ON TRANSISTORS
Temperature affects two key parameters in a transistor:
threshold voltage (Vth) and carrier mobility (µ) [2]. In its
simplest form, both parameters can be modeled as functions
of temperature according to [4]:




Vth(TC ) = Vth(Tambient )− k(TC − Tambient ) (3)
where Tambient is the room temperature in Kelvin, m and
k are positive constants, and TC is channel temperature. These
models show that Vth scales linearly with an increase in TC ,
while µ scales with a power law. This explains the origin
behind the thermal regions.
B. TEMPERATURE MODELING OF TRANSISTORS
While for large transistors, Eq. (3) and Eq. (2) from 2001
[4] were fine. Nano-scale transistors have various additional
dependencies, which must be considered. The temperature
models Vth(TC ) and µ(TC ), as well as the resulting ID(TC ),
need to be more sophisticated to accurately predict transistor
behavior and match reported experimental data. Vth tempera-
ture dependency:






Cox kTq · (Cox
kT
q + 2Qbulk + 5Csi
kT
q )
2q · ni · εsub · kTq
]




Where the following parameters are temperature depen-
dent (i.e., feature the term) ‘‘ kTq ’’: Cox is the oxide capaci-
tance, Csi is the body capacitance,Qbulk is the fixed depletion
charge,1Vth,QM is the surface potential considering quantum
mechanical effect, k is boltzmann constant, q is the electronic
charge, ni is the intrinsic carrier concentration, T is the tem-
perature, εsub is the dielectric constant. Vfb is the flatband
voltage, φB is the body-effect voltage parameter, qbs is the
body doping. Note the frequent occurrence of temperature
terms ‘‘ kTq ’’, which highlights the actual complexity of taking
elevated TC into account.
C. THERMAL REGIONS
Normally, the circuit’s delay increases when the temperature
increases. However, lowering the supply voltage will change
this dependence. A decrease in Vth due to temperature rise
increases ID by 1ID(Vth), while a decrease in µ decreases
ID by a different amount 1ID(µ). Therefore, Vth and µ
have opposing effects on ID. As the thermal dependencies
(Eq. (2) and Eq. (3)) are different in strength, lowering sup-
ply voltage (Vdd ) changes the strength of the two oppos-
ing forces drawing on ID. Hence, three regions emerge:
Positive-Temperature Dependence (PTD), Zero-Temperature
Coefficient (ZTC) and an Inverse-Temperature Depen-
dence (ITD) as shown in Fig. 9. In these three regions,
ID falls, stays exactly the same or rises with increasing TC ,
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FIGURE 9. Definition of the thermal regions when operating a Ring
Oscillator (RO) circuit, consisting of 13 inverters designed at 7nm
technology [16], at different voltages and three different temperatures
where three regions emerge: Positive-Temperature Dependence (PTD),
Zero-Temperature Coefficient (ZTC) and Inverse-Temperature Dependence
(ITD). Please note that RO’s circuit is absolutely uniform as we simulated
identical cells, therefore, ZTC is identical for all cells and no thermal
variance is exhibited at ZTC.
depending if 1ID(µ) is larger or smaller than 1ID(Vth).
Following the proposed methodology in this paper, we have
tested an RO circuit for ZTC. Fig. 9 shows the delay of the
critical path tdelay(CP) of a ring oscillator (RO), consisting
of 13 inverters designed at 7nm technology [16], operating
at three TCs over voltage. Delay values tdelay(CP) start to
converge in the PTD region with Vdd decreases. This trend
remains until all tdelay(CP) values meet at ZTC. Continuing
over Vdd decreases, tdelay(CP) values start to diverge again
in the opposite direction in ITD. At ZTC (VZTC = 0.5V in
this example), 1ID(µ) = 1ID(Vth) and thus, transistors (and
thus the circuit) do not exhibit any thermal variance due to the
compensation of beneficial1Vth with detrimental1µ. Please
note that RO’s circuit is absolutely uniform ignoring local
variation, i.e., all subcircuits are identical inverter standard
cells. Therefore, ZTC is identical for all subcircuits and no
thermal variance is exhibited when operating at ZTC.
D. TIMING GUARD BAND
Timing guard band is typically employed in order to tol-
erate any runtime degradation in the delay of the circuit.
Traditionally, designers employ the worst-case timing sce-
nario to overcome SHE-induced delay degradation (i.e., delay
increases). Timing guard band (tGB) is a time added on top
of the maximum delay of a circuit (i.e., critical path delay
tdelay(CP)) to overcome delay degradations. This corresponds
to a timing slack applied to the clock period shown in Eq. (6).
tclk = tdelay(CP)+ tGB
tGB = 1tdelay(CP) (6)
where tdelay(CP) is the nominal propagation delay of the
critical path in the circuit, tGB is the deliberate timing mar-
gin added to tolerate degradation (e.g., shifts in path delay
1tdelay(CP)) and tclk the clock period. Larger 1tdelay(CP)
necessitates longer tGB and thus longer tclk , reducing fclk and
thus the performance of the circuit. Therefore, tGB must be
minimized in order to keep performance as high as possible.
Nevertheless, tGB tolerates degradations regardless if they
occur during higher or low temperatures. It does not matter if
FIGURE 10. The histogram of ZTC of a) pFinFET and b)nFinFET transistors
under process variations. VZTC values for both transistor types are
distributed within a small range [0.45V - 0.55V].
tdelay starts to shift due to a high or low temperature from its
nominal value. The guard band tGB always followsworst-case
timing. In ITD this means tdelay at low TC , while in PTD this
means tdelay at high TC .
APPENDIX B
ZTC OF TRANSISTORS UNDER PROCESS VARIATIONS
Due to process variations, each transistor within the circuit
could have different characteristics. This results in a variation
of ZTC of transistors. To demonstrate such variation, we sim-
ulate 1000 different nFinFET and 1000 different pFinFET
transistors (i.e., different length, width, etc.) using HSPICE.
The actual variability data are taken from [30], [31] for
Intel 14nm FinFET technology. We study the variations for
TC high and low for a large range of voltages [0.2V-0.7V]
with 10mV steps (see Algorithm 1). To determine ZTC of
a transistor, we examine Id of the transistor at high and
low TC . The voltage that shows no difference in Id (because
the propagation delay of the transistor is function of Id )
is therefore our ZTC. Results show that VZTC values for
both transistor types are distributed within a small range
[0.45V - 0.55V] as demonstrated in Fig. 10. Importantly,
by design, VZTC of a chip must be located within this small
range.
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